Intel SLA9X Scheda Tecnica

Document Number: 313278-008Intel® Core™2 Extreme Processor X6800Δ and Intel® Core™2 Duo Desktop Processor E6000Δ and E4000Δ Series Datasheet—on 65 nm

10 Datasheet

Boxed Processor Specifications100 Datasheet7.1 Mechanical Specifications7.1.1 Boxed Processor Cooling Solution DimensionsThis section documents the me

Datasheet 101Boxed Processor Specifications7.1.2 Boxed Processor Fan Heatsink WeightThe boxed processor fan heatsink will not weigh more than 550 gram

Boxed Processor Specifications102 DatasheetThe boxed processor's fanheat sink requires a constant +12 V supplied to pin 2 and does not support va

Datasheet 103Boxed Processor Specifications7.3 Thermal SpecificationsThis section describes the cooling requirements of the fan heatsink solution used

Boxed Processor Specifications104 Datasheet Figure 36. Boxed Processor Fan Heatsink Airspace Keepout Requirements (side 1 view)Figure 37. Boxed Proces

Datasheet 105Boxed Processor Specifications7.3.2 Fan Speed Control Operation (Intel® Core2 Extreme Processor X6800 Only)The boxed processor fan heatsi

Boxed Processor Specifications106 DatasheetNOTES:1. Set point variance is approximately ± 1 °C from fan heatsink to fan heatsink.If the boxed processo

Datasheet 107Balanced Technology Extended (BTX) Boxed Processor Specifications8 Balanced Technology Extended (BTX) Boxed Processor SpecificationsThe p

Balanced Technology Extended (BTX) Boxed Processor Specifications108 DatasheetNOTE: The duct, clip, heatsink and fan can differ from this drawing repr

Datasheet 109Balanced Technology Extended (BTX) Boxed Processor SpecificationsNOTE: Diagram does not show the attached hardware for the clip design an

Datasheet 11Introduction1 IntroductionThe Intel® Core™2 Extreme processor X6800 and Intel® Core™2 Duo desktop processor E6000 and E4000 series combine

Balanced Technology Extended (BTX) Boxed Processor Specifications110 DatasheetNOTE: Diagram does not show the attached hardware for the clip design an

Datasheet 111Balanced Technology Extended (BTX) Boxed Processor Specifications8.1.3 Boxed Processor Support and Retention Module (SRM)The boxed proces

Balanced Technology Extended (BTX) Boxed Processor Specifications112 Datasheet8.2 Electrical Requirements8.2.1 Thermal Module Assembly Power SupplyThe

Datasheet 113Balanced Technology Extended (BTX) Boxed Processor SpecificationsTable 39. TMA Power and Signal SpecificationsDescription Min Typ Max Uni

Balanced Technology Extended (BTX) Boxed Processor Specifications114 Datasheet8.3 Thermal SpecificationsThis section describes the cooling requirement

Datasheet 115Balanced Technology Extended (BTX) Boxed Processor SpecificationsNOTES:1. Set point variance is approximately ±1°C from Thermal Module As

Balanced Technology Extended (BTX) Boxed Processor Specifications116 Datasheetthe motherboard that sends out a PWM control signal to the 4th pin of th

Datasheet 117Debug Tools Specifications9 Debug Tools Specifications9.1 Logic Analyzer Interface (LAI)Intel is working with two logic analyzer vendors

Debug Tools Specifications118 Datasheet

Introduction12 Datasheet1.1 TerminologyA ‘#’ symbol after a signal name refers to an active low signal, indicating a signal is in the active state whe

Datasheet 13Introduction• Functional operation — Refers to normal operating conditions in which all processor specifications, including DC, AC, system

Introduction14 Datasheet1.2 ReferencesMaterial and concepts available in the following documents may be beneficial when reading this document.§ §Table

Datasheet 15Electrical Specifications2 Electrical SpecificationsThis chapter describes the electrical characteristics of the processor interfaces and

Electrical Specifications16 Datasheet2.2.3 FSB DecouplingThe processor integrates signal termination on the die. In addition, some of the high frequen

Datasheet 17Electrical SpecificationsTable 2. Voltage Identification DefinitionVID6 VID5 VID4 VID3 VID2 VID1 VID (V) VID6 VID5 VID4 VID3 VID2 VID1 VID

Electrical Specifications18 Datasheet2.4 Market Segment Identification (MSID)The MSID[1:0] signals may be used as outputs to determine the Market Segm

Datasheet 19Electrical SpecificationsThe TESTHI signals may use individual pull-up resistors or be grouped together as detailed below. A matched resis

2 DatasheetINFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO AN

Electrical Specifications20 Datasheet2.6.2 DC Voltage and Current SpecificationTable 4. Absolute Maximum and Minimum RatingsSymbol Parameter Min Max U

Datasheet 21Electrical SpecificationsVCCPLLPLL VCC- 5% 1.50 + 5%ICCProcessor NumberE6850E6750E6700E6600E6550E6540 E6400/E6420E6300/E6320E4700E4600E450

Electrical Specifications22 DatasheetTable 6. VCC Static and Transient ToleranceICC (A)Voltage Deviation from VID Setting (V)1, 2, 3, 4NOTES:1. The lo

Datasheet 23Electrical SpecificationsNOTES:1. The loadline specification includes both static and transient limits except for overshoot allowed as sho

Electrical Specifications24 Datasheet2.6.3 VCC OvershootThe processor can tolerate short transient overshoot events where VCC exceeds the VID voltage

Datasheet 25Electrical Specifications2.7 Signaling SpecificationsMost processor Front Side Bus signals use Gunning Transceiver Logic (GTL+) signaling

Electrical Specifications26 DatasheetNOTES:1. Refer to Section 4.2 for signal descriptions.2. In processor systems where no debug port is implemented

Datasheet 27Electrical Specifications2.7.2 CMOS and Open Drain SignalsLegacy input signals such as A20M#, IGNNE#, INIT#, SMI#, and STPCLK# use CMOS in

Electrical Specifications28 Datasheet.2.7.3.1 GTL+ Front Side Bus SpecificationsIn most cases, termination resistors are not required as these are int

Datasheet 29Electrical Specifications2.7.4 Clock Specifications2.7.5 Front Side Bus Clock (BCLK[1:0]) and Processor ClockingBCLK[1:0] directly control

Datasheet 3Contents1Introduction...111.1 Term

Electrical Specifications30 Datasheet2.7.7 Phase Lock Loop (PLL) and FilterAn on-die PLL filter solution will be implemented on the processor. The VCC

Datasheet 31Electrical SpecificationsFigure 3. Differential Clock WaveformFigure 4. Differential Clock Crosspoint SpecificationFigure 5. Differential

Electrical Specifications32 Datasheet2.7.9 BCLK[1:0] Specifications (CK410 based Platforms)Table 18. Front Side Bus Differential BCLK SpecificationsSy

Datasheet 33Electrical Specifications2.8 PECI DC Specifications PECI is an Intel proprietary one-wire interface that provides a communication channel

Electrical Specifications34 Datasheet

Datasheet 35Package Mechanical Specifications3 Package Mechanical SpecificationsThe processor is packaged in a Flip-Chip Land Grid Array (FC-LGA6) pac

Package Mechanical Specifications36 DatasheetFigure 8. Processor Package Drawing Sheet 1 of 3

Datasheet 37Package Mechanical SpecificationsFigure 9. Processor Package Drawing Sheet 2 of 3

Package Mechanical Specifications38 DatasheetFigure 10. Processor Package Drawing Sheet 3 of 3

Datasheet 39Package Mechanical Specifications3.1.1 Processor Component Keep-Out ZonesThe processor may contain components on the substrate that define

4 Datasheet5.2.4 PROCHOT# Signal ...875.2.5 THERMTRIP# Signal...

Package Mechanical Specifications40 Datasheet3.1.4 Package Insertion SpecificationsThe processor can be inserted into and removed from a LGA775 socket

Datasheet 41Package Mechanical SpecificationsFigure 12. Processor Top-Side Markings Example for the Intel® Core™2 Duo Desktop Processors E6000 Series

Package Mechanical Specifications42 DatasheetEEFigure 14. Processor Top-Side Markings Example for the Intel® Core™2 Duo Desktop Processors E4000 Serie

Datasheet 43Package Mechanical Specifications3.1.8 Processor Land CoordinatesFigure 16 shows the top view of the processor land coordinates. The coord

Package Mechanical Specifications44 Datasheet

Datasheet 45Land Listing and Signal Descriptions4 Land Listing and Signal DescriptionsThis chapter provides the processor land assignment and signal d

Land Listing and Signal Descriptions46 DatasheetFigure 17. land-out Diagram (Top View – Left Side)30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15ANVCC

Datasheet 47Land Listing and Signal DescriptionsFigure 18. land-out Diagram (Top View – Right Side)14 13 12 11 10 9 8 7 6 5 4 3 2 1VCC VSS VCC VCC VSS

Land Listing and Signal Descriptions48 DatasheetTable 23. Alphabetical Land AssignmentsLand NameLand #Signal Buffer TypeDirectionA3# L5 Source Synch I

Land Listing and Signal DescriptionsDatasheet 49D22# D10 Source Synch Input/OutputD23# F11 Source Synch Input/OutputD24# F12 Source Synch Input/Output

Datasheet 5Figures1VCC Static and Transient Tolerance...232VCC Overshoot Exa

Land Listing and Signal Descriptions50 DatasheetFC33 H16 Power/OtherFC34 J17 Power/OtherFC35 H4 Power/OtherFC36 AD3 Power/OtherFC37 AB3 Power/OtherFC3

Land Listing and Signal DescriptionsDatasheet 51TRDY# E3 Common Clock InputTRST# AG1 TAP InputVCC AA8 Power/Other VCC AB8 Power/Other VCC AC23 Power

Land Listing and Signal Descriptions52 DatasheetVCC AJ18 Power/Other VCC AJ19 Power/Other VCC AJ21 Power/Other VCC AJ22 Power/Other VCC AJ25 Power

Land Listing and Signal DescriptionsDatasheet 53VCC J28 Power/Other VCC J29 Power/Other VCC J30 Power/Other VCC J8 Power/Other VCC J9 Power/Other

Land Listing and Signal Descriptions54 DatasheetVID0 AM2 Power/Other OutputVID1 AL5 Power/Other OutputVID2 AM3 Power/Other OutputVID3 AL6 Power/Other

Land Listing and Signal DescriptionsDatasheet 55VSS AG23 Power/Other VSS AG24 Power/Other VSS AG7 Power/Other VSS AH1 Power/Other VSS AH10 Power/O

Land Listing and Signal Descriptions56 DatasheetVSS B24 Power/Other VSS B5 Power/Other VSS B8 Power/Other VSS C10 Power/Other VSS C13 Power/Other

Land Listing and Signal DescriptionsDatasheet 57VSS N6 Power/Other VSS N7 Power/Other VSS P23 Power/Other VSS P24 Power/Other VSS P25 Power/Other

Land Listing and Signal Descriptions58 DatasheetTable 24. Numerical Land AssignmentLand #Land NameSignal Buffer TypeDirectionA2 VSS Power/Other A3 RS

Land Listing and Signal DescriptionsDatasheet 59C20 DBI3# Source Synch Input/OutputC21 D58# Source Synch Input/OutputC22 VSS Power/Other C23 VCCIOPLL

6 DatasheetTables1 Reference Documents ...142 Voltage Iden

Land Listing and Signal Descriptions60 DatasheetF11 D23# Source Synch Input/OutputF12 D24# Source Synch Input/OutputF13 VSS Power/Other F14 D28# Sour

Land Listing and Signal DescriptionsDatasheet 61H30 BSEL1 Power/Other OutputJ1 VTT_OUT_LEFT Power/Other OutputJ2 FC3 Power/OtherJ3 FC22 Power/Other J

Land Listing and Signal Descriptions62 DatasheetM30 VCC Power/Other N1 PWRGOOD Power/Other InputN2 IGNNE# Asynch CMOS InputN3 VSS Power/Other N4 RES

Land Listing and Signal DescriptionsDatasheet 63U28 VCC Power/Other U29 VCC Power/OtherU30 VCC Power/Other V1 MSID1 Power/Other OutputV2 RESERVEDV3

Land Listing and Signal Descriptions64 DatasheetAB26 VSS Power/Other AB27 VSS Power/Other AB28 VSS Power/Other AB29 VSS Power/Other AB30 VSS Power

Land Listing and Signal DescriptionsDatasheet 65AF12 VCC Power/Other AF13 VSS Power/Other AF14 VCC Power/Other AF15 VCC Power/Other AF16 VSS Power

Land Listing and Signal Descriptions66 DatasheetAH30 VCC Power/Other AJ1 BPM1# Common Clock Input/OutputAJ2 BPM0# Common Clock Input/OutputAJ3 ITP_CL

Land Listing and Signal DescriptionsDatasheet 67AL18 VCC Power/Other AL19 VCC Power/Other AL20 VSS Power/Other AL21 VCC Power/Other AL22 VCC Power

Land Listing and Signal Descriptions68 Datasheet4.2 Alphabetical Signals ReferenceTable 25. Signal Description (Sheet 1 of 9)Name Type DescriptionA[35

Land Listing and Signal DescriptionsDatasheet 69BPM[5:0]#Input/OutputBPM[5:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. Th

Datasheet 7Revision HistoryRevision NumberDescription Date-001 • Initial release July 2006-002 • Corrected L1 Cache information September 2006-003•Add

Land Listing and Signal Descriptions70 DatasheetD[63:0]#Input/OutputD[63:0]# (Data) are the data signals. These signals provide a 64-bit data path bet

Land Listing and Signal DescriptionsDatasheet 71DEFER# InputDEFER# is asserted by an agent to indicate that a transaction cannot be ensured in-order c

Land Listing and Signal Descriptions72 DatasheetHIT#HITM#Input/OutputInput/OutputHIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop op

Land Listing and Signal DescriptionsDatasheet 73LOCK#Input/OutputLOCK# indicates to the system that a transaction must occur atomically. This signal m

Land Listing and Signal Descriptions74 DatasheetRESERVEDAll RESERVED lands must remain unconnected. Connection of these lands to VCC, VSS, VTT, or to

Datasheet 75Land Listing and Signal DescriptionsTHERMTRIP# OutputIn the event of a catastrophic cooling failure, the processor will automatically shut

Land Listing and Signal Descriptions76 Datasheet§ §VRDSEL InputThis input should be left as a no connect in order for the processor to boot. The proce

Datasheet 77Thermal Specifications and Design Considerations5 Thermal Specifications and Design Considerations5.1 Processor Thermal SpecificationsThe

Thermal Specifications and Design Considerations78 Datasheetcomplete thermal solution designs target the Thermal Design Power (TDP) indicated in Table

Datasheet 79Thermal Specifications and Design ConsiderationsNOTE: For the Intel® Core™2 Duo Desktop processor E6x50 series with 4 MB L2 Cache and CPUI

8 Datasheet

Thermal Specifications and Design Considerations80 DatasheetNOTE: For the Intel® Core™2 Duo Desktop processor E6000 series with 4 MB L2 Cache and CPUI

Datasheet 81Thermal Specifications and Design ConsiderationsNOTE: For the Intel® Core™2 Duo Desktop processor E4000 series with 2 MB L2 Cache and CPUI

Thermal Specifications and Design Considerations82 DatasheetNOTE: For the Intel® Core™2 Duo Desktop processor E6000 and E4000 series with 2 MB L2 Cach

Datasheet 83Thermal Specifications and Design ConsiderationsNOTE: For the Intel® Core™2 Extreme processor X6800.NOTE: For the Intel® Core™2 Extreme pr

Thermal Specifications and Design Considerations84 Datasheet5.1.2 Thermal MetrologyThe maximum and minimum case temperatures (TC) for the processor is

Datasheet 85Thermal Specifications and Design Considerationsand in some cases may result in a TC that exceeds the specified maximum temperature and ma

Thermal Specifications and Design Considerations86 DatasheetThe PROCHOT# signal is asserted when a high temperature situation is detected, regardless

Datasheet 87Thermal Specifications and Design Considerations5.2.4 PROCHOT# SignalAn external signal, PROCHOT# (processor hot), is asserted when the pr

Thermal Specifications and Design Considerations88 Datasheet5.3 Thermal DiodeThe processor incorporates an on-die PNP transistor where the base emitte

Datasheet 89Thermal Specifications and Design ConsiderationsNOTES:1. Intel does not support or recommend operation of the thermal diode under reverse

Datasheet 9Intel® Core™2 Extreme Processor X6800 and Intel® Core™2 Duo Desktop Processor E6000 and E4000 Series Features The Intel Core™2 Extreme proc

Thermal Specifications and Design Considerations90 Datasheet5.4 Platform Environment Control Interface (PECI)5.4.1 IntroductionPECI offers an interfac

Datasheet 91Thermal Specifications and Design Considerations..Figure 27. Conceptual Fan Control on PECI-Based PlatformsMinMaxFan Speed(RPM)TCONTROLSet

Thermal Specifications and Design Considerations92 Datasheet5.4.2 PECI Specifications5.4.2.1 PECI Device AddressThe PECI device address for the socket

Datasheet 93Features6 Features6.1 Power-On Configuration OptionsSeveral configuration options can be configured by hardware. The processor samples the

Features94 Datasheet6.2.1 Normal StateThis is the normal operating state for the processor.6.2.2 HALT and Extended HALT Powerdown StatesThe processor

Datasheet 95FeaturesThe system can generate a STPCLK# while the processor is in the HALT powerdown state. When the system de-asserts the STPCLK# inter

Features96 Datasheet6.2.3.2 Extended Stop Grant State Extended Stop Grant is a low power state entered when the STPCLK# signal is asserted and Extende

Datasheet 97Featurespoints. It alters the performance of the processor by changing the bus to core frequency ratio and voltage. This allows the proces

Features98 Datasheet

Datasheet 99Boxed Processor Specifications7 Boxed Processor SpecificationsThe processor is also offered as an Intel boxed processor. Intel boxed proce