Intel LE80535VC600512 Scheda Tecnica Scaricare il pdf (Pagina 35)

Mobile Intel

Celeron

Processor (0.18µ) in BGA2 and Micro-PGA2 Packages

283654-003 Datasheet 35

Figure 7. Valid Delay Timings

CLK

Signal

VValid Valid

D0004-00

NOTES:

= T7, T11, T29 (Valid Delay)

= T14, T14B (Pulse Width)

V = V

REF

for GTL+ signal group; 0.75V for CMOS, Open-drain, APIC, and TAP signal groups

Figure 8. Setup and Hold Timings

CLK

ignal

VValid

D0005-00

NOTES:

= T 8, T12, T27 (Setup Time)

= T9, T13, T28 (Hold Time)

V = V

REF

for GTL+ signals; 0.75V for CMOS, APIC, and TAP signals

1 2 ... 30 31 32 33 34 35 36 37 38 39 40 ... 79 80

Nessun commento

Intel LE80535VC600512 Scheda Tecnica Pagina 35