Intel B940 Scheda Tecnica Pagina 124
- Pagina / 360
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Processor Configuration Registers
124 Datasheet, Volume 2
2.10.14 SSTS1—Secondary Status Register
SSTS1 is a 16-bit status register that reports the occurrence of error conditions
associated with secondary side (that is, PCI Express-G side) of the "virtual" PCI-PCI
bridge embedded within processor.
B/D/F/Type: 0/1/0/PCI
Address Offset: 1E–1Fh
Reset Value: 0000h
Access: RW1C, RO
Bit Attr
Reset
Value
Description
15 RW1C 0b
Detected Parity Error (DPE)
This bit is set by the Secondary Side for a Type 1 Configuration Space header
device whenever it receives a Poisoned TLP, regardless of the state of the
Parity Error Response Enable bit in the Bridge Control Register.
14 RW1C 0b
Received System Error (RSE)
This bit is set when the Secondary Side for a Type 1 configuration space
header device receives an ERR_FATAL or ERR_NONFATAL.
13 RW1C 0b
Received Master Abort (RMA)
This bit is set when the Secondary Side for Type 1 Configuration Space
Header Device (for requests initiated by the Type 1 Header Device itself)
receives a Completion with Unsupported Request Completion Status.
12 RW1C 0b
Received Target Abort (RTA)
This bit is set when the Secondary Side for Type 1 Configuration Space
Header Device (for requests initiated by the Type 1 Header Device itself)
receives a Completion with Completer Abort Completion Status.
11 RO 0b
Signaled Target Abort (STA)
Not Applicable or Implemented. Hardwired to 0. The processor does not
generate Target Aborts (the processor will never complete a request using
the Completer Abort Completion status).
10:9 RO 00b
DEVSELB Timing (DEVT)
Not Applicable or Implemented. Hardwired to 0.
8RW1C 0b
Master Data Parity Error (SMDPE)
When set indicates that the MCH received across the link (upstream) a Read
Data Completion Poisoned TLP (EP=1). This bit can only be set when the
Parity Error Enable bit in the Bridge Control register is set.
7RO 0b
Fast Back-to-Back (FB2B)
Not Applicable or Implemented. Hardwired to 0.
6RO 0bReserved
5RO 0b
66/60 MHz capability (CAP66)
Not Applicable or Implemented. Hardwired to 0.
4:0 RO 00h Reserved
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Prodotti e manuali riguardandi Processori Intel B940
Processori Intel core 2 Duo T5850 Specifiche
(292 pagine)
(292 pagine)
Processori Intel AT80569KJ073N Scheda Tecnica
(102 pagine)
(102 pagine)
Atec AEMC-6472_6474 manuels
Manuels d'utilisation et guides de l'utilisateur pour Équipement Atec AEMC-6472_6474.
Nous fournissons des manuels en pdf 1 Atec AEMC-6472_6474 à télécharger gratuitement par type de document : Manuel de l'utilisateur
Atec AEMC-6472_6474 Manuel de l'utilisateur (4 pages)
marque: Atec | Catégorie: Equipment | Taille: 1.27 MB |
Table des matières
Plus de produits et de manuels pour Équipement Atec
| Modèles | Type de document |
|---|---|
| AEMC-4620_4630 |
Manuel de l'utilisateur
Atec AEMC-4620_4630 User Manual,
6 pages
|
| Biddle-DET-2-2 |
Manuel de l'utilisateur
Atec Biddle-DET-2-2 User Manual,
2 pages
|
| Chroma-19572 |
Manuel de l'utilisateur
Atec Chroma-19572 User Manual,
2 pages
|
| AEMC-6416-6417 |
Manuel de l'utilisateur
Atec AEMC-6416-6417 User Manual,
4 pages
|
| Biddle-DET3-2 |
Manuel de l'utilisateur
Atec Biddle-DET3-2 User Manual,
5 pages
|
| AEMC-6470 |
Manuel de l'utilisateur
Atec AEMC-6470 User Manual,
2 pages
|
| Biddle-DET5-2 |
Manuel de l'utilisateur
Atec Biddle-DET5-2 User Manual,
2 pages
|
| AEMC-6470B |
Manuel de l'utilisateur
Atec AEMC-6470B User Manual,
8 pages
|
| AEMC-4500 |
Manuel de l'utilisateur
Atec AEMC-4500 User Manual,
5 pages
|
| AEMC-3620 |
Manuel de l'utilisateur
Atec AEMC-3620 User Manual,
6 pages
|
| Amplifier-Research-FL7040-Kit |
Manuel de l'utilisateur
Atec Amplifier-Research-FL7040-Kit User Manual,
2 pages
|
| Amplifier-Research-FP7018 |
Manuel de l'utilisateur
Atec Amplifier-Research-FP7018 User Manual,
1 pages
|
| AmplifierResearch_FL7060 |
Manuel de l'utilisateur
Atec AmplifierResearch_FL7060 User Manual,
2 pages
|
| Associated-Research-5030DT |
Manuel de l'utilisateur
Atec Associated-Research-5030DT User Manual,
4 pages
|
| AmplifierResearch_FP7003-Kit |
Manuel de l'utilisateur
Atec AmplifierResearch_FP7003-Kit User Manual,
1 pages
|
| Amplifier-Research-FM7004 |
Manuel de l'utilisateur
Atec Amplifier-Research-FM7004 User Manual,
2 pages
|
| Associated-Research-3130_3140_3160 |
Manuel de l'utilisateur
Atec Associated-Research-3130_3140_3160 User Manual,
2 pages
|
| Associated-Research-3140-60 |
Manuel de l'utilisateur
Atec Associated-Research-3140-60 User Manual,
2 pages
|
| ARA-Technologies-PLA-130-A |
Manuel de l'utilisateur
Atec ARA-Technologies-PLA-130-A User Manual,
2 pages
|
| Emco-6509 |
Manuel de l'utilisateur
Atec Emco-6509 User Manual,
2 pages
|
© 2020, manymanuals.it. Tutti i diritti riservati | 0.019 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale