Intel B940 Scheda Tecnica Pagina 354

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 360
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 353
Intel
®
QuickPath Architecture System Address Decode Register Description
354 Datasheet, Volume 2
3.6.5 SAD_PCIEXBAR
This is the Global register for PCIEXBAR address space.
Device: 0
Function: 1
Offset: 50h
Access as a QWord
Bit Type
Reset
Value
Description
63:40 RV 0 Reserved
39:20 RW 0
ADDRESS
This field contains the Base address of PCIEXBAR. It must be naturally
aligned to size; low order bits are ignored.
19:4 RV 0 Reserved
3:1 RW 0
SIZE
Size of the PCIEXBAR address space. (Maximum bus number).
000 = 256 MB.
001 = Reserved
010 = Reserved
011 = Reserved
100 = Reserved
101 = Reserved
110 = 64 MB
111 = 128 MB
0RW 0
ENABLE
Enable for PCIEXBAR address space. Editing size should not be done without
also enabling range.
Vedere la pagina 353

Commenti su questo manuale

Nessun commento