Intel E3-1275 Scheda Tecnica Pagina 266
- Pagina / 300
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Processor Configuration Registers
266 Datasheet, Volume 2
2.19.8 SSKPD—Sticky Scratchpad Data Register
This register holds 64 writable bits with no functionality behind them. It is for the
convenience of BIOS and graphics drivers.
B/D/F/Type: 0/0/0/MCHBAR PCU
Address Offset: 5D10–5D17h
Reset Value: 0000_0000_0000_0000h
Access: RWS
Size: 64 bits
Bit Attr
Reset
Value
RST/
PWR
Description
63:32 RWS 00000000h
Powerg
ood
Scratchpad Data (SKPD)
Field [34:32] contains the value to match with the PCI PMSYNC
configuration done by BIOS required for discrete USB2PCI cards.
Refer to BWG for more details.
Field [47:35] contains the timer value on top of the PCH hysteresis
value. It is given in units of 10.24 us. Refer to BWG for more
details.
31:30 RWS 00b
Powerg
ood
Reserved for Future Use (RWSVD3)
Bit 30 controls the way BIOS calculate WM3 value. It reflects the
value of PCU_MISC_ENABLES[LNPLLfastLockDisable].
Bit 31 is reserved for future use.
29:24 RWS 00h
Powerg
ood
MPLL Shutdown Latency Time (WM3)
Number of microseconds to access memory if memory is in Self
Refresh (SR) with MDLLs and Memory PLLs shut off (0.5us
granularity).
00h = 0 us
01h = 0.5 us
02h = 1 us
...
3Fh = 31.5 us
NOTE: The value in this field corresponds to the memory latency
requested to the Display Engine when Memory PLL Shutdown is
enabled. The Display LP3 latency and watermark values
(GTTMMADR offset 0x45110) should be programmed to match the
latency in this register.
23:22 RWS 00b
Powerg
ood
Reserved for Future Use (RWSVD2)
21:16 RWS 000000b
Powerg
ood
MDLL Shutdown Latency Time (WM2)
Number of microseconds to access memory if the MDLL is
shutdown (requires memory in Self Refresh). The value is
programmed in 0.5 us granularity.
00h = 0 us
01h = 0.5 us
02h = 1 us
...
3Fh = 31.5 us
NOTE: The value in this field corresponds to the memory latency
requested to the Display Engine when MDLL shutdown is enabled.
The Display LP2 latency and watermark values (GTTMMADR offset
4511Ch) should be programmed to match the latency in this
register.
15:14 RWS 00b
Powerg
ood
Reserved for Future Use (RWSVD1)
- Processor E3-1200 Family 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- Revision History 10
- 1 Introduction 11
- Introduction 12
- 2 Processor Configuration 13
- 2.3 System Address Map 15
- 16 Datasheet, Volume 2 16
- HOST/SYSTEM VIEW 17
- PHYSICAL MEMORY 17
- (DRAM CONTROLLER VIEW) 17
- 2.3.1 Legacy Address Range 18
- Datasheet, Volume 2 19 19
- 2.3.2.2 TSEG 21
- 2.3.2.5 Pre-allocated Memory 22
- 2.3.2.6 GFX Stolen Spaces 23
- 2.3.2.7 ME UMA 23
- 24 Datasheet, Volume 2 24
- 2.3.3.4 High BIOS Area 25
- 26 Datasheet, Volume 2 26
- Datasheet, Volume 2 27 27
- 2.3.4.3 Memory Remapping 28
- 2.3.4.5 Programming Model 28
- Datasheet, Volume 2 31 31
- 32 Datasheet, Volume 2 32
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.3.11 I/O Address Space 36
- 2.3.12 MCTP and KVM Flows 37
- 38 Datasheet, Volume 2 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 44 Datasheet, Volume 2 44
- Datasheet, Volume 2 45 45
- 2.4.1 I/O Mapped Registers 46
- CAPPTR contains an 51
- 8h in the standard PCI 52
- 2.5.6 CC—Class Code Register 53
- 2.5.30 G Memory Base Register 78
- 2.5.34 SMI Command Register 81
- 22–23 for channel 1) 83
- 2.6.6 CC1—Class Code Register 92
- Register 101
- Port Command Register 113
- Configuration Registers 127
- 108–10Bh 128
- 10C–10Dh 128
- 110–113h 129
- 114–117h 130
- 11A–11Bh 131
- 208–20Bhh 131
- 2.8.6 CC—Class Code Register 136
- Mapped Range Address Register 138
- for details 139
- Device uses INTA# 141
- 2.9 Device 2 I/O Registers 144
- PCI device 147
- -Posted 149
- 2 RW 0b Uncore 163
- 104–107h 183
- 2.12 DMIBAR Registers 188
- Declaration Capability 198
- BC0–BC3h 206
- BCC–BCGh 206
- Channel 0 207
- 40C8–40CBh 210
- 40CC–40CFh 210
- 4294-4297h 211
- 4298-429Bh 211
- Channel 1 212
- 44C8–44CBh 215
- 44CC–44CFh 215
- 4694–4697h 216
- 4698–469Bh 216
- Register Symbol Register Name 217
- 740C–740Fh 217
- 5004–5007h 219
- 5008–500Bh 220
- 5060–5063h 221
- 4CB0-4CB3h 222
- 4CC8–4CCBh 223
- 4CCC–4CCFh 223
- Registers 225
- 100–107h 254
- 108–10Fh 255
- 200–207h 257
- 208–20Fh 258
- FF0–FF3h 259
- 2.19 PCU MCHBAR Registers 260
- 5880–5883h 261
- 5888–588Bh 262
- Report Register 263
- Temperature Report Register 264
- 5948-594Bh 265
- 5998-599Bh 265
- 5D10–5D17h 266
- 2.20 PXPEPBAR Registers 268
Prodotti e manuali riguardandi Processori Intel E3-1275
Processori Intel T1700 Scheda Tecnica
(98 pagine)
(98 pagine)
Processori Intel 2 Duo T7500 Scheda Tecnica
(87 pagine)
(87 pagine)
Processori Intel L5618 Scheda Tecnica
(64 pagine)
(64 pagine)
Processori Intel B940 Scheda Tecnica
(360 pagine)
(360 pagine)
Processori Intel core 2 Duo T5850 Specifiche
(292 pagine)
(292 pagine)
Processori Intel AT80569KJ073N Scheda Tecnica
(102 pagine)
(102 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.042 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale