Intel E3-1275 Scheda Tecnica Pagina 293

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 300
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 292
Datasheet, Volume 2 293
Processor Configuration Registers
2.21.19 IQH_REG—Invalidation Queue Head Register
Register indicating the invalidation queue head. This register is treated as RsvdZ by
implementations reporting Queued Invalidation (QI) as not supported in the Extended
Capability register.
2.21.20 EG—Invalidation Queue Tail Register
Register indicating the invalidation tail head. This register is treated as RsvdZ by
implementations reporting Queued Invalidation (QI) as not supported in the Extended
Capability register.
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: 80–87h
Reset Value: 0000_0000_0000_0000h
Access: RO-V
Size: 64 bits
BIOS Optimal Default 0_0000_0000_0000h
Bit Attr
Reset
Value
RST/
PWR
Description
63:19 RO 0h Reserved
18:4 RO-V 0000h Uncore
Queue Head (QH)
This field specifies the offset (128-bit aligned) to the invalidation
queue for the command that will be fetched next by hardware.
Hardware resets this field to 0 whenever the queued invalidation is
disabled (QIES field Clear in the Global Status register).
3:0 RO 0h Reserved
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: 88–8Fh
Reset Value: 0000_0000_0000_0000h
Access: RW-L
Size: 64 bits
BIOS Optimal Default 0_0000_0000_0000h
Bit Attr
Reset
Value
RST/
PWR
Description
63:19 RO 0h Reserved
18:4 RW-L 0000h Uncore
Queue Tail (QT)
This field specifies the offset (128-bit aligned) to the invalidation
queue for the command that will be written next by software.
3:0 RO 0h Reserved
Vedere la pagina 292

Commenti su questo manuale

Nessun commento